Abstract: -This paper outlines a comprehensive design evaluation for development of a 16-bit Sigma-Delta (£-4) Analog-to-Digital Converter (ADC) for TETRA-2 Network Mobile Station (MS). A step-by-step design approach is described commencing from system-level evaluation leading to the circuit design, which would serve as a useful reference to designers involved with development ofADCsfor wireless equipment.
I. INTRODUCTION Terrestrial Trunked Radio (TETRA) [1] is a digital trunked mobile standard developed by the European Telecommunications Standards Institute (ETSI). The purpose of the TETRA is to meet the traditional Professional Mobile Radio (PMR) user organizations and Public Access Mobile Radio (PAMR) applications e.g. public safety (fire, ambulance and rescue services), transportation, utilities (water and electricity) and government (police, border control and military). Like GSM moving to GPRS, EDGE and UMTS/3G, due to increasing user demand for new services and facilities, the end of 2005 saw new standards being finalized as part of TETRA Release 2 [1] . The Mobile Station (MS) for the TETRA-2 applications is a Time Division Multiple Access (TDMA) based OFDM system, capable of supporting channel bandwidths of 25 kHz, 50 kHz, 100 kHz and 150 kHz [1] . A single ADC design solution therefore must be able to support a channel bandwidth of at least 150 kHz. The modulation schemes supported are pi/4 DQPSK, pi/8 D8PSK, 4 QAM, 16 QAM and 64 QAM. This paper pertains to a systematic design evaluation for development of a 16-bit X-A ADC for baseband processing of TETRA-2 MS. Various X-A ADC designs have been developed to-date for GSM, CDMA and DECT applications, however the design evaluation for the TETRA-2 MS is novel as the TETRA-2 specifications are still in the process of being finalized by ETSI and to the best knowledge of the authors there is no publication on this in the open literature to date. This paper will therefore provide a valuable reference for designers involved with the development of TETRA-2 radio equipment. A stepby-step design approach is described commencing from system-level evaluation all the way to the circuit design, which is verified by lengthy HSPICE simulations. Section II describes the Radio Frequency (RF) Front-End (FE) assumed for the receiver. In section-III the system design is analyzed with the circuit non-idealities and nonlinear stability analysis. This is followed by simulation results in section-IV and conclusions are enumerated in section-V.
II. RECEIVER ARCHITECTURE
The receiver designs implemented for wireless applications are the superhetrodyne, low-IF or the zero-IF type [2] . The receiver assumed in this study is a conventional superhetrodyne design [2] as seen in Figure 1 [3] , [4] . SLINK filters offer considerable advantages in terms of VLSI/hardware implementation for high sample rates [3] , [4] , [5] . A single-stage down-conversion from the SLINK filter, to the Root Raised Cosine (RRC) filter is employed to offer sufficient attenuation to the adjacent channel interference.
III. ADC ARCHITECTURE
The X-A ADC architecture is detailed and developed in this section. System level evaluation is undertaken for the design of the Noise Transfer Function (NTF), circuit non-idealities and nonlinear stability analysis. This is followed by the circuit design of the X-A modulator.
A. Channel Bandwidth and System Design. Figure 2 . The single-loop 3rd_order structure is chosen since it offers a straightforward simple configuration for evaluation and implementation. The X-A modulator is designed with a lowpass NTF using the 'Cookbook' methodology [7] . The required coefficients are obtained after the desired signal scaling.
\ K 1K -NK Incorporating the non-ideal blocks and undertaking system level simulations quantify the degradation in the Signal-to-Noise Distortion (SNDR) as a result of the circuit non-idealities. The various nonideal blocks developed in Simulink/Matlab are used for analysis [8] , [9] . As a result of the nonidealities, the net reduction in the SNDR is given in Table 2 .
Si. The resultant reduction in the SNDR due to all of the non-idealities considered together is 4.5 dB. Therefore the required clock frequency of the X-A modulator increases to 10.24 MHz from (1) and (2) , to account for this reduction in SNDR for a minimum of 16-bit resolution in the baseband, providing us with a safety margin of 5 dB at the same time.
C. Nonlinear Stability Analyses
The NTF of the X-A modulator is given by [7] :
The stability analysis is undertaken using the Noise Amplification Curve (A(K)) proposed in [10] and established for various X-A modulators in [11] . The A(K) curve for the X-A modulator is plotted in Figure 3 . The X-A modulator becomes unstable as A(K) approaches the global minimum value of the curve which is 0.9 [10] . This instability sets in when the equivalent quantizer gain K has a value of 0.75. The stable amplitude limits can therefore be predicted for the NTF for DC, sinusoidal and dualsinusoidal inputs from the quantizer gain values and the noise amplification curves as explained in [11] , for which the values obtained for this X-A modulator are given in section IV. The comparator is designed to be fast and a simple differential amplifier as circuit shown in Figure 6 fulfils this requirement. The integrator settling speed is the only limiting factor for the sampling rate of the X-Amodulator. The X-Amodulator performance is relatively insensitive to the comparator offsets and hysteresis, because these are attenuated by the noise shaping structure of the X-Amodulator. 
IV. SIMULATION RESULTS
A TETRA-2 OFDM based system has been modeled in SIMULINK for simulations with a RRC filter having a roll-off factor of 0.2 [1] . The 25 kHz channel signal for QAM-4 modulation produced an Error Vector Magnitude (EVM) of 2.5 00 without the X-A ADC, which increased to 4.7 0 with the X-A ADC and is plotted in Figure 7 . Since the system is TDMA, in order to obtain the EVM perfect synchronization is required between the transmitter and the receiver. This along with the OSR increases the simulation time considerably. Therefore for the other channel bandwidths (50 kHz, 100 kHz & 150 kHz) the RRC output spectrum was measured and was found to be as per the TETRA -2 specifications. To obtain the maximum stable input amplitude limits, simulations were undertaken at 10.24 MHz for which the values obtained are shown in Table. 3. For QAM-16 modulation the EVM is plotted in Figure 8 . The 00 EVM is well below the specified 10% limit for TETRA-2 [1] . The step-by step approach for the design analysis in this section is given in Figure 11 . Although tonal analysis has been included in the methodology, it has not been explained since the application considered is for wireless. The tonal analysis is applicable for audio applications. The tonal analysis is described in details in [12] . 
